The Systolic Reconfigurable Mesh

نویسندگان

  • Mary Mehrnoosh Eshaghian-Wilner
  • Russ Miller
چکیده

In this paper, we introduce the Systolic Reconngurable Mesh (SRM), which combines aspects of the reconngurable mesh with that of systolic arrays. Every processor controls a local switch that can be reconngured during every clock cycle in order to control the physical connections between its four bi-directional bus lines. Data is input from one side of the systolic reconngurable mesh and output from another side, one column per unit time. EEcient algorithms are presented for intermediate-level vision tasks including his-tograming, connectivity, convexity and proximity.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Reconfigurable Hardware Implementation and Analysis of Mesh Routing for the Matrix Step of the Number Field Sieve Factorization

RECONFIGURABLE HARDWARE IMPLEMENTATION AND ANALYSIS OF MESH ROUTING FOR THE MATRIX STEP OF NUMBER FIELD SIEVE FACTORIZATION Sashisu M. Bajracharya, M.S. George Mason University, 2004 Thesis Director: Dr. Kris Gaj Factorization of large numbers has been a constant source of interest as it is the basis of security for the well-known RSA cryptosystem. The fastest known algorithm for factoring larg...

متن کامل

Reconfigurable Hardware Implementation of Mesh Routing in the Number Field Sieve Factorization

Factorization of large numbers has been a constant source of interest in cryptanalysis. The fastest known algorithm for factoring large numbers is the Number Field Sieve (NFS). The two most time consuming phases of NFS are Sieving and Matrix Step. In this paper, we propose an efficient way of implementing the Matrix step in reconfigurable hardware. Our solution is based on the MeshRouting metho...

متن کامل

Automatic Latency-Optimal Design of FPGA-Based Systolic Arrays

"Systolic" algorithms have been shown to be suitable for a very large range of structured problems (i.e., linear algebra, graph theory, computational geometry, number-theoretic algorithms, string matching, sorting/searching, dynamic programming, discreet mathematics). Usage of this systolic architecture class has not been widespread in the past, in part because programmable hardware that suppor...

متن کامل

Interconnect Estimation for Mesh-Based Reconfigurable Computing

The paper presents a new stochastic model for mesh-based reconfigurable computing. Under the conditions of several statistical assumptions, closed formulae of probability and mathematical expectation are derived for each type of connections. Both the theoretical deduction and simulation results are given to verify our approach. The elementary research can be applied to implement and optimize th...

متن کامل

An L1 Voronoi Diagram Algorithm for a Reconfigurable Mesh

In this paper we introduce an algorithm for computing the Voronoi Diagram using the L1 metric for n planar points on the reconfigurable mesh model of computation. The algorithm contains a new technique of embedding aplanar graph on the mesh using the reconfigurable nature of the architecture.

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Parallel Processing Letters

دوره 14  شماره 

صفحات  -

تاریخ انتشار 1995